Section 14 Electrical Characteristics

Table 14-1 lis	Section 14 Electri ute Maximum Ratings ts the absolute maximum ratings. Absolute Maximum Ratings	cal Char	acteristics	
Table 14-1		Symbol	Value	Unit
Power supply	voltage	V _{CC}	-0.3 to +7.0	٧
Analog power	supply voltage	AV _{CC}	-0.3 to +7.0	V
Programming	voltage	V _{PP}	-0.3 to +13.0	٧
Input voltage	Ports other than ports B and C	V _{in}	-0.3 to V _{CC} +0.3	٧
	Ports B and C	AV _{in}	-0.3 to AV _{CC} +0.3	٧
Operating ten	perature	T _{opr}	-20 to +75	°C
Storage temp		T _{stg}	-55 to +125	°C


Note: Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.


14.2 H8/3834 Electrical Characteristics

14.2.1 Power Supply Voltage and Operating Range


The power supply voltage and operating range are indicated by the shaded region in the figures below.


1. Power supply voltage vs. oscillator frequency range






2. Power supply voltage vs. clock frequency range






- Active mode (high speed)Sleep mode (except CPU)

- Subactive mode
- Subsleep mode (except CPU)
 Watch mode (except CPU)



• Active mode (medium speed)

Analog power supply voltage vs. A/D converter operating range



- 625.0 500.0 ø (kHz) 312.5 62.5 2.7 4.0 5.5 AV_{CC} (V)
- Active (high speed) modeSleep mode

• Active (medium speed) mode

14.2.2 DC Characteristics

Table 14-2 lists the DC characteristics.

Table 14-2 DC Characteristics

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = $-20^{\circ}C$ to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition Note
Input high voltage	V _{IH}	RES, MD0, WKP ₀ to WKP ₇ , IRQ ₀ to IRQ ₄ , TMIB, TMIC, TMIF	0.8 V _{CC}		V _{CC} +0.3	V	V _{CC} = 4.0 V to 5.5 V
		CS, TMIG, SCK₁, SCK₂, SCK₃, ADTRG	0.9 V _{CC}	_	V _{CC} +0.3		
		UD, SI ₁ , SI ₂ , RXD	0.7 V _{CC}		V _{CC} +0.3	٧	V _{CC} = 4.0 V to 5.5 V
			0.8 V _{CC}		V _{CC} +0.3		
		OSC ₁	V _{CC} -0.5		V _{CC} +0.3	٧	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			V _{CC} -0.3		V _{CC} +0.3		
		P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇ P4 ₀ to P4 ₃ P5 ₀ to P5 ₇	0.7 V _{CC}		V _{CC} +0.3	٧	V _{CC} = 4.0 V to 5.5 V
		P6 ₀ to P6 ₇ P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	0.8 V _{CC}	_	V _{CC} +0.3		
		PB ₀ to PB ₇	0.7 V _{CC}	_	AV _{CC} +0.3	٧	V _{CC} = 4.0 V to 5.5 V
		PC ₀ to PC ₃	0.8 V _{CC}		AV _{CC} +0.3		
Input low voltage	V _{IL}	$\overline{\text{RES}}$, MD0, $\overline{\text{WKP}_0}$ to $\overline{\text{WKP}_7}$, $\overline{\text{IRQ}_0}$ to $\overline{\text{IRQ}_4}$, TMIB, TMIC, TMIF,	-0.3	_	0.2 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V
		CS, TMIG, SCK ₁ , SCK ₂ , SCK ₃ , ADTRG	-0.3		0.1 V _{CC}		
		UD, SI ₁ , SI ₂ , RXD	-0.3	_	0.3 V _{CC}	٧	V _{CC} = 4.0 V to 5.5 V
			-0.3	_	0.2 V _{CC}		
		OSC ₁	-0.3		0.5	٧	V _{CC} = 4.0 V to 5.5 V
			-0.3		0.3		

Note: Connect pin TEST to V_{SS}.

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise indicated.

item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition Note
Input low voltage	V _{IL}	P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇ P4 ₀ to P4 ₃ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	-0.3	_	0.3 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V
		P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃ PB ₀ to PB ₇ PC ₀ to PC ₃	-0.3	_	0.2 V _{CC}		
Output high voltag	V _{OH} e	P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇	V _{CC} - 1.0		_	V	V _{CC} = 4.0 V to 5.5 V -I _{OH} = 1.0 mA
		P4 ₀ to P4 ₂ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	V _{CC} - 0.5		_		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 0.5 \text{ mA}$
		P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	V _{CC} - 0.5	_	_		-l _{OH} = 0.1 mA
Output low voltage	V _{OL}	P1 ₀ to P1 ₇ P4 ₀ to P4 ₂		_	0.6	٧	V _{CC} = 4.0 V to 5.5 V I _{OL} = 1.6 mA
			_		0.5		I _{OL} = 0.4 mA
		P5 ₀ to P5 ₇ P6 ₀ to P6 ₇ P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃			0.5		l _{OL} = 0.4 mA
		P2 ₀ to P2 ₇ P3 ₀ to P3 ₇	_	_	1.5		V _{CC} = 4.0 V to 5.5 V I _{OL} = 10 mA
				_	0.6		V _{CC} = 4.0 V to 5.5 V I _{OL} = 1.6 mA
			_	_	0.5		I _{OL} = 0.4 mA

Note: Connect pin TEST to V_{SS}.

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = –20°C to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Input	ll _{IL} I	RES, P4 ₃	_		20	μΑ	V _{IN} = 0.5 V to	2
leakage current			_	_	1	-	V_{CC} – 0.5 V	1
Gandin		OSC ₁ , MD0 P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇ P4 ₀ to P4 ₂ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇ P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	-	_	1	Αц	$V_{IN} = 0.5 \text{ V to}$ $V_{CC} - 0.5 \text{ V}$	
_		PB ₀ to PB ₇ PC ₀ to PC ₃	_	_	1	-	$V_{IN} = 0.5 \text{ V to}$ $AV_{CC} - 0.5 \text{ V}$	-
Pull-up MOS	-l _P	P1 ₀ to P1 ₇ P3 ₀ to P3 ₇	50	_	300	μА	V _{CC} = 5 V, V _{IN} = 0 V	
current		P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	_	35	_	μΑ	V _{CC} = 2.7 V, V _{IN} = 0 V	Reference value
Input capacitano	C _{IN} :e	All input pins except power supply RES, P4 ₃ pin		_	15	pF	f = 1 MHz, V _{IN} = 0 V T _a = 25°C	
		RES	_		60	-		2
					15	_		1
		P4 ₃	_	_	30	-		2
				_	15	_		1

Notes: 1. Applies to HD6433834.

2. Applies to HD6473834.

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = $-20^{\circ}C$ to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Active mode current	I _{OPE1}	V _{CC}	_	12	24	mA	Active mode (high speed), V _{CC} = 5 V, f _{osc} = 10 MHz	1, 2
dissipation	I _{OPE2}	V _{CC}	_	2.5	5	mA	Active mode (medium speed), $V_{CC} = 5 \text{ V, } f_{osc} = 10 \text{ MHz}$	1, 2
Sleep mode current dissipation	I _{SLEEP}	V _{CC}	_	5	10	mA	$V_{CC} = 5 \text{ V}, f_{osc} = 10 \text{ MHz}$	1, 2
Subactive mode current dissipation	I _{SUB}	V _{CC}		50	130	μA	V _{CC} = 2.7 V, LCD on, 32-kHz crystal oscillator (Ø _{SUB} = Øw/2)	1, 2
			_	40	_	μА	V _{CC} = 2.7 V, LCD on, 32-kHz crystal oscillator (Ø _{SUB} = Øw/8)	Reference value 1, 2
Subsleep mode current dissipation	I _{SUBSP}	V _{cc}		40	90	μA	V _{CC} = 2.7 V, LCD on, 32-kHz crystal oscillator (Ø _{SUB} = Øw/2)	1, 2
Watch mode current dissipation	lwatch	V _{CC}		_	6	μА	V _{CC} = 2.7 V, LCD not used, 32-kHz crystal oscillator (Ø _{SUB} = Øw/8)	1, 2
Standby mode current dissipation	I _{STBY}	V _{cc}	_		5	μA	32-kHz crystal oscillator not used	1, 2
RAM data retaining voltage	V _{RAM}	V _{CC}	2			٧		1, 2

Notes: 1. Pin states during current measurement

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active mode (high and medium speed)	V _{CC}	Operates	V _{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$
Sleep mode	v_{cc}	Only timer operates	V _{CC}	Open	-
Subactive mode	V _{CC}	Operates	V _{CC}	Open	System clock oscillator: Crystal
Subsleep mode	V _{CC}	Only timer operates, CPU stops	V _{CC}	Open	Subclock oscillator: Crystal
Watch mode	V _{CC}	Only time-base clock operates, CPU stops	V _{cc}	Open	-
Standby mode	V _{cc}	CPU and timers all stop	V _{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$

^{2.} Excludes current in pull-up MOS transistors and output buffers.

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition
Allowable output low current (per pin)	I _{OL}	Output pins except in ports 2 and 3	_	_	2	mA	V _{CC} = 4.0 V to 5.5 V
		Ports 2 and 3	_	_	10	-	V _{CC} = 4.0 V to 5.5 V
		All output pins	_		0.5	-	
Allowable output low current (total)	Σl _{OL}	Output pins except in ports 2 and 3	_	_	40	mA	V _{CC} = 4.0 V to 5.5 V
		Ports 2 and 3	_	_	80	_	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		All output pins	_	_	20	=	
Allowable output	-Јон	All output pins	_	_	2	mA	V _{CC} = 4.0 V to 5.5 V
high current (per pin)			_	_	0.2	-	
Allowable output	Σ-I _{OH}	All output pins	_		15	mA	V _{CC} = 4.0 V to 5.5 V
high current (total)					10	-	

14.2.3 AC Characteristics

Table 14-3 lists the control signal timing, and tables 14-4 and 14-5 list the serial interface timing.

Table 14-3 Control Signal Timing

 $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Reference Figure
System clock	fosc	OSC ₁ , OSC ₂	2	_	10	MHz	V _{CC} = 4.0 V to 5.5 V	
oscillation frequency			2	_	5	-		
OSC clock (Ø _{OSC})	tosc	OSC ₁ , OSC ₂	100	_	1000	ns	V _{CC} = 4.0 V to 5.5 V	1
cycle time			200	_	1000	-		Figure 14-1
System clock (ø)	t _{cyc}		2	_	16	tosc		1
cycle time			_	_	2000	ns		
Subclock oscillation frequency	f _W	X ₁ , X ₂	_	32.678		kHz		
Watch clock cycle time	t _W	X ₁ , X ₂		30.5	_	μs		
Subclock (ø _{SUB}) cycle time	t _{subcyc}		2	_	8	t _W		2
Instruction cycle time			2	_	_	t _{cyc} t _{subcyc}		
Oscillation stabilization	t _{rc}	OSC ₁ , OSC ₂	_		40	ms	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
time (crystal oscillator)			_	_	60	-		
Oscillation stabilization time	t _{rc}	X ₁ , X ₂	_	_	2	s		
External clock high	t _{CPH}	OSC ₁	40	_		ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-1
width			80	_		_		-
External clock low	t _{CPL}	OSC ₁	40		_	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-1
width			80	_	_	-		-
External clock rise time	t _{CPr}		_	_	15	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-1
			_	_	20	_	*****	-
External clock fall time	t _{CPf}		_	_	15	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-1
			_	_	20	_		-
Pin RES low width	t _{REL}	RES	10		_	tcyc		Figure 14-2

Notes: 1. A frequency between 1 MHz to 10 MHz is required when an external clock is input.

^{2.} Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

Table 14-3 Control Signal Timing (cont)

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = $-20^{\circ}C$ to +75°C, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Reference Figure
Input pin high width	t _H	IRQ ₀ to IRQ ₄ WKP ₀ to WKP ADTRG TMIB, TMIC TMIF, TMIG		_		t _{cyc} t _{subcyc}	:	Figure 14-3
Input pin low width	ţL	IRQ ₀ to IRQ ₄ WKP ₀ to WKP ADTRG TMIB, TMIC TMIF, TMIG		_	_	t _{cyc} t _{subcyc}		Figure 14-3
Pin UD minimum modulation width	t _{UDH} t _{UDL}	UD	4	_		t _{cyc} t _{subcyc}		Figure 14-4

Table 14-4 Serial Interface (SCI1, SCI2) Timing

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = $-20^{\circ}C$ to +75°C, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Reference Figure
Input serial clock cycle time	t _{scyc}	SCK ₁ , SCK ₂	2	_		t _{cyc}		Figure 14-5
Input serial clock high width	t _{SCKH}	SCK ₁ , SCK ₂	0.4		_	t _{scyc}		Figure 14-5
Input serial clock low width	t _{SCKL}	SCK ₁ , SCK ₂	0.4	_	_	t _{scyc}		Figure 14-5
Input serial clock rise	t _{SCKr}	SCK ₁ , SCK ₂	-		60	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
time			_	_	80	_		
Input serial clock fall	t _{SCKf}	SCK ₁ , SCK ₂			60	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
time			_	_	80	-		
Serial output data	t _{SOD}	SO ₁ , SO ₂	_		200	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
delay time			_	_	350			
Serial input data	t _{SIS}	SI ₁ , SI ₂	200			ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
setup time			400	_	_			
Serial input data	t _{SIH}	SI ₁ , SI ₂	200	_	_	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
hold time			400	_	_	-		
CS setup time	t _{css}	CS	2			t _{cyc}		Figure 14-6
CS hold time	t _{CSH}	CS	2			t _{cyc}		Figure 14-6

Table 14-5 Serial Interface (SCI3) Timing

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, unless otherwise specified.

Item		Symbol	Min	Тур	Max	Unit	Test Condition	Reference Figure
Input clock cycle	Asynchronous	t _{scyc}	4	_		t _{cyc}		Figure 14-7
	Synchronous		6	_	_	_		Figure 14-7 Figure 14-7 Figure 14-7 / Figure 14-8
Input clock pulse	width	tsckw	0.4	_	0.6	t _{scyc}		Figure 14-7
Transmit data delay time		t _{TXD}	_		1	t _{cyc}	V _{CC} = 4.0 V to 5.5 V	Figure 14-8
(synchronous mod	de)		_	_	1	_		•
Receive data setu	ıp time	t _{RXS}	200		_	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-8
(synchronous mod	de)		400	_	_			-
Receive data hold	i time	t _{RXH}	200	_	_	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-8
(synchronous mod	de)		400		_	_		-

14.2.4 A/D Converter Characteristics

Table 14-6 shows the A/D converter characteristics.

Table 14-6 A/D Converter Characteristics

 $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_a = -20 ^{\circ}\text{C}$ to $+75 ^{\circ}\text{C}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Analog power supply voltage	AV _{CC}	AV _{CC}	4.0	_	5.5	٧		1
Analog input voltage	AV _{IN}	AN ₀ to AN ₁₁	-0.3		AV _{CC} + 0.3	٧		
Analog power	Al _{OPE}	AV _{CC}		_	1.5	mA	AV _{CC} = 5.0 V	
supply current	Al _{STOP1}	AV _{CC}	_	150	_	μА		2 Refere- nce value
	Al _{STOP2}	AV _{CC}	_	_	5	μΑ	 ·	3
Analog input capacitance	C _{AIN}	AN ₀ to AN ₁₁		-	30	pF		
Allowable signal source impedance	R _{AIN}		_	_	10	kΩ		
Resolution (data length)		,	_	_	8	bit		
Non-linearity error			_	_	±2.0	LSB		
Quantization error			_		±0.5	LSB		
Absolute accuracy			_	_	±2.5	LSB		
Conversion time			12.4	_	124	μs	AV _{CC} = 4.5 V to 5.5	i V
			24.8		124	-		

Notes: 1. Set AV_{CC} = V_{CC} when the A/D converter is not used.
2. Al_{STOP1} is the current in active and sleep modes while the A/D converter is idle.
3. Al_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

14.2.5 LCD Characteristics

Table 14-7 lists the LCD characteristics, and table 14-8 lists the AC characteristics for external segment expansion.

Table 14-7 LCD Characteristics

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Segment driver voltage drop	V _{DS}	SEG ₁ to SEG ₄₀		_	0.6	V	I _D = 2 μA	1
Common driver voltage drop	V _{DC}	COM ₁ to COM ₄	_	_	0.3	٧	I _D = 2 μA	1
LCD power supply voltage divider resistance	R _{LCD}		50	300	900	kΩ	Between V ₁ and V _{SS}	
LCD power supply voltage	V _{LCD}	V ₁	2.7	_	v _{cc}	٧		2

Notes: 1. These are the voltage drops between the voltage supply pins V1, V2, V3, and Vss, and the segment pins or common pins.

2. When V_{LCD} is supplied from an external source, the following relation must hold: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge V_{SS}$

Table 14-8 AC Characteristics for External Segment Expansion

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Reference Figure
Clock high width	t _{cw}	CL _{1,} CL ₂	800	_		ns	*	Figure 14-9
Clock low width	t _{CWL}	CL ₂	800	_		ns	*	Figure 14-9
Clock setup time	t _{csu}	CL _{1,} CL ₂	500	_		ns	*	Figure 14-9
Data setup time	t _{SU}	DO	300	_		ns	*	Figure 14-9
Data hold time	t _{DH}	DO	300	_		ns	*	Figure 14-9
M delay time	t _{DM}	М	-100	0 —	1000	ns		Figure 14-9
Clock rise and fall times	^t c⊤	CL _{1,} CL ₂		_	100	ns		Figure 14-9


Note: * Value when the frame frequency is set to between 30.5 Hz and 488 Hz.

14.3 H8/3836, H8/3837 Electrical Characteristics


14.3.1 Power Supply Voltage and Operating Range


The power supply voltage and operating range are indicated by the shaded region in the figures below.

1. Power supply voltage vs. oscillator frequency range




2. Power supply voltage vs. clock frequency range






- · Active mode (high speed)
- Sleep mode (except CPU)

- Subactive mode
- Subsleep mode (except CPU)
 Watch mode (except CPU)



3. Analog power supply voltage vs. A/D converter operating range



- 625.0 500.0 ø (kHz) 312.5 62.5 2.7 4.0 5.5 AV_{CC} (V)
- Active (high speed) mode
- Sleep mode

14.3.2 DC Characteristics

Table 14-9 lists the DC characteristics.

Table 14-9 DC Characteristics

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Input high voltage	V _{tH}	RES, MD0, WKP ₀ to WKP ₇ , IRQ ₀ to IRQ ₄ , TMIB, TMIC, TMIF	0.8 V _{CC}	_	V _{CC} +0.3	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		CS, TMIG, SCK ₁ , SCK ₂ , SCK ₃ , ADTRG	0.9 V _{CC}		V _{CC} +0.3			
		UD, SI ₁ , SI ₂ , RXD	0.7 V _{CC}	_	V _{CC} +0.3	٧	V _{CC} = 4.0 V to 5.5 V	
			0.8 V _{CC}		V _{CC} +0.3			
		OSC ₁	V _{CC} -0.5	_	V _{CC} +0.3	٧	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			V _{CC} -0.3	_	V _{CC} +0.3			
		P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇ P4 ₀ to P4 ₃ P5 ₀ to P5 ₇	0.7 V _{CC}		V _{CC} +0.3	V	V _{CC} = 4.0 V to 5.5 V	
	P6 ₀ to P6 ₇ P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	0.8 V _{CC}		V _{CC} +0.3				
		PB ₀ to PB ₇	0.7 V _{CC}	_	AV _{CC} +0.3	٧	V _{CC} = 4.0 V to 5.5 V	,
		PC ₀ to PC ₃	0.8 V _{CC}		AV _{CC} +0.3			
Input low voltage	V _{IL}	$\overline{\text{RES}}$, MD0, $\overline{\text{WKP}_0}$ to $\overline{\text{WKP}_7}$, $\overline{\text{IRQ}_0}$ to $\overline{\text{IRQ}_4}$, TMIB, TMIC, TMIF,	-0.3		0.2 V _{CC}	٧	V _{CC} = 4.0 V to 5.5 V	,
		CS, TMIG, SCK ₁ , SCK ₂ , SCK ₃ , ADTRG	-0.3	_	0.1 V _{CC}	•		
		UD, SI ₁ , SI ₂ , RXD	-0.3		0.3 V _{CC}	٧	V _{CC} = 4.0 V to 5.5 V	,
			-0.3	_	0.2 V _{CC}			
		OSC ₁	-0.3		0.5	٧	V _{CC} = 4.0 V to 5.5 V	,
			-0.3	_	0.3	•		

Note: Connect pin TEST to V_{SS} .

Table 14-9 DC Characteristics (cont)

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition Note
Input low voltage	V _{IL}	P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇ P4 ₀ to P4 ₃ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	-0.3	_	0.3 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V
		P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃ PB ₀ to PB ₇ PC ₀ to PC ₃	-0.3		0.2 V _{CC}	- -	
Output high voltag	V _{ОН}	P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇	V _{CC} – 1.0	_	_	٧	V _{CC} = 4.0 V to 5.5 V -I _{OH} = 1.0 mA
		P4 ₀ to P4 ₂ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	V _{CC} - 0.5	_	_		V _{CC} = 4.0 V to 5.5 V -I _{OH} = 0.5 mA
		P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	V _{CC} - 0.5				-I _{OH} = 0.1 mA
Output low voltage	V _{OL}	P1 ₀ to P1 ₇ P4 ₀ to P4 ₂	_	_	0.6	٧	V _{CC} = 4.0 V to 5.5 V I _{OL} = 1.6 mA
			_	_	0.5		I _{OL} = 0.4 mA
		P5 ₀ to P5 ₇ P6 ₀ to P6 ₇ P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	_		0.5		I _{OL} = 0.4 mA
		P2 ₀ to P2 ₇ P3 ₀ to P3 ₇		_	1.5		V _{CC} = 4.0 V to 5.5 V I _{OL} = 10 mA
				_	0.6		V _{CC} = 4.0 V to 5.5 V I _{OL} = 1.6 mA
			_	_	0.5		I _{OL} = 0.4 mA

Note: Connect pin TEST to V_{SS}.

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Input	II _{IL} I	RES, P4 ₃	_	_	20	μA	V _{IN} = 0.5 V to	2
leakage current			_	_	1	-	V _{CC} - 0.5 V	1
Culterit		OSC ₁ , MD0 P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇ P4 ₀ to P4 ₂ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇ P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	-	_	1	ДΑ	$V_{IN} = 0.5 \text{ V to}$ $V_{CC} - 0.5 \text{ V}$	
		PB ₀ to PB ₇ PC ₀ to PC ₃	_	_	1	_	V _{IN} = 0.5 V to AV _{CC} - 0.5 V	
Pull-up MOS	−l _P	P1 ₀ to P1 ₇ P3 ₀ to P3 ₇	50	_	300	μА	V _{CC} = 5 V, V _{IN} = 0 V	
current		P5 ₀ to P5 ₇ P6 ₀ to P6 ₇		35		μΑ	$V_{CC} = 2.7 \text{ V},$ $V_{IN} = 0 \text{ V}$	Reference value
Input capacitan	C _{IN} ce	All input pins except power supply RES P4 ₃ pin	_	_	15	pF	f = 1 MHz, V _{IN} = 0 V T _a = 25°C	
		RES	_		60			2
				_	15	_		1
		P4 ₃		_	30	_		2
			_	_	15	_		1

Notes: 1. Applies to HD6433836, and HD6433837.

2. Applies to HD6473837.

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Active mode current	I _{OPE1}	V _{CC}	_	14.4	28.8	mA	Active mode (high speed), V _{CC} = 5 V, f _{osc} = 10 MHz	1, 2
dissipation	I _{OPE2}	V _{CC}	_	3.0			Active mode (medium speed), V _{CC} = 5 V, f _{osc} = 10 MHz	1, 2
Sleep mode current dissipation	I _{SLEEP}	V _{CC}	_	6.0	12.0	mA	$V_{CC} = 5 \text{ V, } f_{osc} = 10 \text{ MHz}$	1, 2
Subactive mode current dissipation	I _{SUB}	V _{CC}		60.0	156.0	μА	V _{CC} = 2.7 V, LCD on, 32-kHz crystal oscillator (Ø _{SUB} = Øw/2)	1, 2
				48.0	_	μA	V _{CC} = 2.7 V, LCD on, 32-kHz crystal oscillator ($\sigma_{SUB} = \varpi w/8$)	Reference value 1, 2
Subsleep mode current dissipation	I _{SUBSP}	V _{CC}	_	48.0	108.0	μΑ	V _{CC} = 2.7 V, LCD on, 32-kHz crystal oscillator (Ø _{SUB} = Øw/2)	1, 2
Watch mode current dissipation	I _{WATCH}	V _{CC}	_	_	6	μА	V _{CC} = 2.7 V, LCD not used, 32-kHz crystal oscillator (Ø _{SUB} = Øw/8)	1, 2
Standby mode current dissipation	I _{STBY}	V _{cc}		_	5	μ A	32-kHz crystal oscillator not used	1, 2
RAM data retaining voltage	V _{RAM}	V _{cc}	2		_	٧		1, 2

Notes: 1. Pin states during current measurement

RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
V _{CC}	Operates	V _{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$
V _{CC}	Only timer operates	V _{CC}	Open	-
V _{CC}	Operates	V _{CC}	Open	System clock oscillator: Crystal
V _{CC}	Only timer operates, CPU stops	V _{CC}	Open	Subclock oscillator: Crystal
V _{cc}	Only time-base clock operates, CPU stops	V _{CC}	Open	-
V _{CC}	CPU and timers all stop	V _{cc}	Open	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$
	V _{CC} V _{CC} V _{CC} V _{CC} V _{CC}	V _{CC} Only timer operates V _{CC} Only timer operates, CPU stops V _{CC} Only time-base clock operates, CPU stops V _{CC} CPU and timers all	Pin Internal State Pins V _{CC} Operates V _{CC} V _{CC} Only timer operates V _{CC} V _{CC} Operates V _{CC} V _{CC} Operates V _{CC} V _{CC} Only timer operates, CPU stops V _{CC} Only time-base clock operates, CPU stops V _{CC} CPU and timers all V _{CC}	RES Pin Internal State Other Pins Power Supply V _{CC} Operates V _{CC} Open V _{CC} Only timer operates V _{CC} Open V _{CC} Operates V _{CC} Open V _{CC} Only timer operates, CPU stops V _{CC} Open V _{CC} Only time-base clock operates, CPU stops V _{CC} Open V _{CC} CPU and timers all V _{CC} Open

^{2.} Excludes current in pull-up MOS transistors and output buffers.

Table 14-9 DC Characteristics (cont)

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition
Allowable output low current (per pin)	l _{OL}	Output pins except in ports 2 and 3	_	_	2	mA	V _{CC} = 4.0 V to 5.5 V
		Ports 2 and 3	_	_	10	-	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		All output pins	-		0.5	-	
Allowable output low current (total)	ΣI_{OL}	Output pins except in ports 2 and 3	_	_	40	mA	V _{CC} = 4.0 V to 5.5 V
		Ports 2 and 3	_		80	_	V _{CC} = 4.0 V to 5.5 V
		All output pins	_		20	~	
Allowable output	-Іон	All output pins	_		2	mA	V _{CC} = 4.0 V to 5.5 V
high current (per pin)			_	_	0.2	-	
Allowable output	Σ-I _{OH}	All output pins	_	_	15	mA	V _{CC} = 4.0 V to 5.5 V
high current (total)					10	-	

14.3.3 AC Characteristics

Table 14-10 lists the control signal timing, and tables 14-11 and 14-12 list the serial interface timing.

Table 14-10 Control Signal Timing

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise specified.

	Reference Figure
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	5 V
cycle time 200 — 1000 System clock (Ø) cycle time 2 — 16 tosc — 2000 ns Subclock oscillation fw K1, X2 frequency X1, X2 — 32.678 — kHz	
System clock (Ø) t _{cyc} 2	5 V 1
cycle time — 2000 ns Subclock oscillation f _W X ₁ , X ₂ — 32.678 — kHz frequency	Figure 14-1
Subclock oscillation f _W X ₁ , X ₂ — 32.678 — kHz frequency	1
frequency	
Watch clock cycle time tw X ₁ , X ₂ — 30.5 — µs	
Subclock (\varnothing_{SUB}) t_{subcyc} 2 — 8 t_W cycle time	2
Instruction cycle time 2 — t _{cyc} t _{subcyc}	
Oscillation stabilization t_{rc} OSC ₁ , OSC ₂ — 40 ms $V_{CC} = 4.0 \text{ V to 5}$.	5 V
time (crystal oscillator) — 60	
Oscillation stabilization t_{rc} X_1, X_2 — 2 s time	
External clock high t_{CPH} OSC ₁ 40 — ns $V_{CC} = 4.0 \text{ V to 5}$.	5 V Figure 14-1
width 80 — —	
External clock low t_{CPL} OSC ₁ 40 — ns $V_{CC} = 4.0 \text{ V}$ to 5.	5 V Figure 14-1
width 80 — —	
External clock rise time t_{CPr} — 15 ns $V_{CC} = 4.0 \text{ V to 5}$.	5 V Figure 14-1
20	
External clock fall time t_{CPf} — 15 ns $V_{CC} = 4.0 \text{ V to 5}$.	5 V Figure 14-1
 20	
Pin RES low width t _{REL} RES 10 — — tcyc	Figure 14-2

Notes: 1. A frequency between 1 MHz to 10 MHz is required when an external clock is input.

^{2.} Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

Table 14-10 Control Signal Timing (cont)

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise specified.

item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Reference Figure
Input pin high width	t _{iH}	IRQ ₀ to IRQ ₄ WKP ₀ to WKP ADTRG TMIB, TMIC TMIF, TMIG		_	_	t _{cyc} t _{subcyc}		Figure 14-3
Input pin low width	t _{iL}	IRQ ₀ to IRQ ₄ WKP ₀ to WKP ADTRG TMIB, TMIC TMIF, TMIG		_		t _{cyc} t _{subcyc}	:	Figure 14-3
Pin UD minimum modulation width	t _{UDH} t _{UDL}	UD	4		_	t _{cyc}		Figure 14-4

Table 14-11 Serial Interface (SCI1, SCI2) Timing

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Reference Figure
Input serial clock cycle time	t _{scyc}	SCK ₁ , SCK ₂	2		_	t _{cyc}		Figure 14-5
Input serial clock high width	t _{SCKH}	SCK ₁ , SCK ₂	0.4	_	_	t _{scyc}		Figure 14-5
Input serial clock low width	t _{SCKL}	SCK ₁ , SCK ₂	0.4	_	_	t _{scyc}		Figure 14-5
Input serial clock rise	t _{SCKr}	SCK ₁ , SCK ₂	_		60	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
time			_	_	80	_		•
Input serial clock fall	t _{SCKf}	SCK ₁ , SCK ₂		_	60	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
time			_	_	80	_		•
Serial output data	t _{SOD}	SO ₁ , SO ₂		_	200	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
delay time			_	_	350	_		•
Serial input data	t _{SIS}	SI ₁ , SI ₂	200	_	_	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
setup time			400		_	-		•
Serial input data	t _{SIH}	SI ₁ , SI ₂	200	_	_	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-5
hold time			400	_		-		
CS setup time	tcss	CS	2	_	_	t _{cyc}	*****	Figure 14-6
CS hold time	t _{CSH}	CS	2	_	_	t _{cyc}		Figure 14-6

Table 14-12 Serial Interface (SCI3) Timing

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, unless otherwise specified.

item		Symbol	Min	Тур	Max	Unit	Test Condition	Reference Figure	
Input clock cycle	Asynchronous	t _{scyc}	4		_	t _{cyc}		Figure 14-7	
	Synchronous		6		_	_			
Input clock pulse width		t _{SCKW}	0.4	_	0.6	t _{scyc}		Figure 14-7	
Transmit data delay time		t _{TXD}	_	_	1	t _{cyc}	V _{CC} = 4.0 V to 5.5 V	Figure 14-8	
(synchronous mod	de)		_	_	1			_	
Receive data setu	•	t _{RXS}	200	_	ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-8		
(synchronous mode)			400	_	_			-	
Receive data hold		t _{RXH}	200	_		ns	V _{CC} = 4.0 V to 5.5 V	Figure 14-8	
(synchronous mo	de)		400	_	_	_		-	

14.3.4 A/D Converter Characteristics

Table 14-13 shows the A/D converter characteristics.

Table 14-13 A/D Converter Characteristics

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 4.0 V to 5.5 V, AV_{SS} = V_{SS} = 0.0 V, T_a = -20°C to +75°C, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Analog power supply voltage	AV _{CC}	AV _{CC}	4.0	_	5.5	٧		1
Analog input voltage	AV _{IN}	AN ₀ to AN ₁₁	AV _{SS} - 0.3	_	AV _{CC} + 0.3	٧		
Analog power supply current	Al _{OPE}	AV _{CC}	_		1.5	mA	AV _{CC} = 5.0 V	,
	Al _{STOP1}	AV _{CC}	_	150	_	μА		2 Refere- nce value
	Al _{STOP2}	AV _{CC}	_	_	5	μΑ		3
Analog input capacitance	C _{AIN}	AN ₀ to AN ₁₁	_		30	pF		
Allowable signal source impedance	R _{AIN}			_	10	kΩ		
Resolution (data length)				_	8	bit		
Non-linearity error			_	_	±2.0	LSB		
Quantization error				_	±0.5	LSB	****	
Absolute accuracy			_		±2.5	LSB		
Conversion time			12.4	_	124	μs	AV _{CC} = 4.5 V to 5.5	٧
			24.8		124	-		

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used. 2. Al_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

^{3.} Al_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D

14.3.5 LCD Characteristics

Table 14-14 lists the LCD characteristics, and table 14-15 lists the AC characteristics for external segment expansion.

Table 14-14 LCD Characteristics

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Note
Segment driver voltage drop	V_{DS}	SEG ₁ to SEG ₄₀	_	_	0.6	V	I _D = 2 μA	1
Common driver voltage drop	V _{DC}	COM ₁ to COM ₄	_		0.3	٧	I _D = 2 μA	1
LCD power supply voltage divider resistance	R _{LCD}		50	300	900	kΩ	Between V ₁ and V _{SS}	
LCD power supply voltage	V _{LCD}	V ₁	2.7	_	V _{CC}	٧		2

Notes: 1. These are the voltage drops between the voltage supply pins V1, V2, V3, and Vss, and the segment pins or common pins.

2. When V_{LCD} is supplied from an external source, the following relation must hold: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge V_{SS}$

Table 14-15 AC Characteristics for External Segment Expansion

 $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Reference Figure
Clock high width	t _{cwh}	CL _{1,} CL ₂	800		_	ns	*	Figure 14-9
Clock low width	t _{CWL}	CL ₂	800		_	ns	*	Figure 14-9
Clock setup time	t _{CSU}	CL _{1,} CL ₂	500	_	_	ns	*	Figure 14-9
Data setup time	t _{SU}	DO	300	_		ns	*	Figure 14-9
Data hold time	t _{DH}	DO	300	_	_	ns	*	Figure 14-9
M delay time	t _{DM}	М	-100	0 —	1000	ns		Figure 14-9
Clock rise and fall times	t _{CT}	CL _{1,} CL ₂		_	100	ns		Figure 14-9

Note: * Value when the frame frequency is set to between 30.5 Hz and 488 Hz.

14.4 Operation Timing

Figures 14-1 to 14-10 show timing diagrams.




Figure 14-1 System Clock Input Timing




Figure 14-2 RES Low Width




Figure 14-3 Input Timing




Figure 14-4 Minimum UD High and Low Width




Figure 14-5 Serial Interface 1 and 2 Input/Output Timing




Figure 14-6 Serial Interface 2 Chip Select Timing




Figure 14-7 SCK₃ Input Clock Timing




Figure 14-8 Input/Output Timing of Serial Interface 3 in Synchronous Mode




Figure 14-9 Segment Expansion Signal Timing

14.5 Output Load Circuit




Figure 14-10 Output Load Condition